Fault-tolerant quantum computation using quantum error-correcting codes requires faulttolerant constructions of nontransversal gates. Shor proposed a fault-tolerant construction of a nontransversal gate, i.e., the Toffoli gate for a family of the Calderbank-Shor-Steane codes which has even-weight stabilizer generators and odd-weight logical operators. In fact, as shown in this paper, error propagations in the ancilla preparation of Shor's construction lead to logical errors.
Let us analyze the bit flip error propagations through the bitwise controlled operations.
We first examine a bit flip error on the third Toffoli ancilla system. This bit flip error propagates through the bitwise CNOT gate. In the ancilla preparation of Shor's construction, if the third Toffoli ancilla system includes the bit flip error on the ith qubit, then the state after the sequence of unitary gates is X T 3,i (|Ā |odd + |B |even ), where X T j,i is the bit flip error on the ith qubit of the jth Toffoli ancilla system. An occurrence of the bit flip error before the (t + 1)th bitwise CNOT gate gives the output state
, where 0 ≤ k ≤ t, corresponding to its occurrence between kth and (k+1)th bitwise CNOT gates. We can see that majority votes of the parities of these states lead to the incorrect decision of the corresponding Toffoli ancilla state, and as a result, the logical bit flip error occurs on the third Toffoli ancilla system.
Next, we examine bit flip error occurrences on the first and second Toffoli ancilla systems.
These bit flip errors propagate through the bitwise Toffoli gate. We can analyze these error propagations, without loss of generality, under the assumption that the bit flip error occurs on the ith qubit of the first Toffoli ancilla system. For this bit flip error, after the error propagation, the CNOT error occurs between the ith qubit of the second Toffoli ancilla system and the ith qubit of the auxiliary system. This erroneous state is
where C X T 2,i ,A i is the CNOT operation whose control and target are respectively the ith qubit of the second Toffoli ancilla system and the ith qubit of the auxiliary system, and P 0,T 2,i and P 1,T 2,i are respectively the projector to |0 and |1 on the ith qubit of the second Toffoli ancilla system. The bit flip error X T 1,i propagates through every bitwise Toffoli gate after its occurrence. The erroneous state corresponding to an occurrence of the bit flip error X T 1,i before the (t + 1)th bitwise Toffoli gate is as follows:
where 0 ≤ k ≤ t, corresponding to its occurrence between kth and (k + 1)th bitwise Toffoli gates. When k is nonzero, the parities of the third and fourth terms have us make the incorrect decision in distinguishing |Ā from |B . This incorrect decision occurs with probability 0.5 for State (2), leading to the logical bit flip error on the third Toffoli ancilla system. When k is zero, after the parity measurement, we obtain a state
j is 0 or 1, depending on the parities. With use of the equalities P 0 = 1 + Z and
this state can also be represented as phase flip errors in the ancilla preparation is optional. With use of the equalities P 0 = 1 + Z and P 1 = 1 − Z, State (1) is rewritten as
If we operate syndrome measurement for phase flip errors with this state, then we obtain either of |Ā +|B or Z T 2,i (|Ā −|B ), depending on the syndrome. A sequence of the bitwise operations transforms (|Ā − |B )|cat into |Ā |even − |B |odd , and we can obtain |Ā by operations according to a result of parity measurement. Therefore, the state |Ā − |B is also suitable for an input state of the ancilla preparation, and we can insert error correction for phase flip errors in the ancilla preparation.
Some might think that the error propagations are not a problem, because error correction after every gate and storage prevents the sequential error propagations. However, frequent operations of error correction are not necessarily optimal, and can lead to a worse error rate [4] . Therefore, the requirement of prevention of the sequential error propagations, e.g., through error correction, is an important restriction.
III. AN EVALUATION OF ERROR RATES
We evaluate error rates and accuracy thresholds for a modified logical Toffoli gate, using the concatenated Steane codes. Our circuit for the logical Toffoli gate of the Steane code is shown in Fig. 3 . EC represents error correction for both bit and phase flip errors. The cat states for the ancilla preparation are generated as shown in Fig. 4 . The circuit enclosed by the dotted line creates a cat state of four qubits, which is used for error correction. The circuit enclosed by the dashed line, or the whole circuit provides a cat state of seven qubits, which is used as an auxiliary system in the ancilla preparation. We use the outputs only when each measurement result is zero. In this analysis, we basically follow Gottesman's method [4] . In particular, we use the following equation for error correction:
where j means a level of concatenation, and p (j) and p g are rates of storage and gate errors for the jth level of concatenation, respectively. Furthermore, assuming the same rate for the gate and storage errors occurring on a bare qubit, i.e., p
where p th ≈ 1.3 × 10 −5 and ǫ = p accumulated errors to logical errors are
where A i , B i , C i , and D i are rates of bit or phase flip errors accumulated on each qubit of the ith Toffoli ancilla system, respectively corresponding to the period between the preparation of |000 |cat and the first EC operations, between the first and the second EC operations, between the second and the third EC operations, and between the third and the last EC operations. We can evaluate A i , B i , C i and D i as follows:
where t T and t m are operation times of the Toffoli gate and the measurement, and p T i,bit and p T i,ph are respectively the bit and phase flip error rates of the Toffoli gate corresponding to either of two controls (i = 1, 2) or the target (i = 3). The error rate p cat,bit corresponds to the bit flip error on each qubit of auxiliary systems of seven-qubit cat states.
Next, we go on to a rate of the incorrect decisions in the majority vote of parities. The rate of the parity error for the first auxiliary system is p cat,ph + 7(2p s + 5p
where p cat,ph is the total error rate for phase flip errors on the prepared seven-qubit cat state, but not the error rate for each qubit of the system, and p m is the error rate of the measurement. Each rate of the parity error for the second and third auxiliary systems is p cat,ph + 7(5p s + 2p g + p T 3 + p m ). Therefore, the error rate of the parity majority vote is
This error rate is added only to the logical bit flip error rate of the third Toffoli ancilla system.
Finally, we view error rates of the measurement of data systems. The error of the measurement of the first data system leads to the first and third logical bit flip errors and the second logical phase flip error; the error of the measurement of the second data system leads to the second and third logical bit flip errors and the first logical phase flip error. Adding the above rates of the accumulated errors, the error of the majority vote, and the errors of the measurement of data systems, we obtain representations of the logical error rates with the error rates for bare qubits. Using these representations, we obtain the recurrence relations for error rates of adjacent levels of concatenation. To calculate the error rates of each level, we evaluate the following time step and error rates: t T = 6, p cat,bit = 5p s + p g , and p cat,ph = 26p s + 20p g . Assumptions for the time step and error rate of the measurement are also made as follows: t m = 1 and p m = p g . We also calculate error rates for the three operands of the Toffoli gate of the zeroth level of concatenation on the basis of a decomposition [15] into two-qubit operations (See Fig. 5 ). This decomposition gives the following error rates:
T 2,bit = 2p
T 3,bit = 6p
T 2,ph = 3p
T 3,ph = 3p
The error rates of the Toffoli gate for each level are shown in Table I 
